

	Document ID	Issue Date	Page s	Title	Current OR
1	US 20050104673 A1	20050519	18	Semiconductor integrated circuit	331/57
2	US 20050007157 A1	20050113	19	Interlaced delay-locked loops for controlling memory-circuit timing	327/65
3	US 20040114632 A1	20040617	41	Clock and data recovery method and digital circuit for the same	370/503
4	US 20040090828 A1	20040513	18	Semiconductor integrated circuit	365/200
5	US 20030002316 A1	20030102	43	Semiconductor device	365/63
6	US 20020097076 A1	20020725	22	Flip-flop circuit	327/203
7	US 20020037065 A1	20020328	48	Clock signal reproduction device	375/375
8	US 20020031032 A1	20020314	177	Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage	365/226
9	US 20020018396 A1	20020214	45	Semiconductor device	365/233
10	US 20010033339 A1	20011025	22	Jitter detecting circuit for detecting cycle-to- cycle jitter	348/497
11	US 6873669 B2	20050329	47	Clock signal reproduction device	375/375
12	US 6777995 B1	20040817	20	Interlaced delay-locked loops for controlling memory-circuit timing	327/271
13	US 6754133 B2	20040622	40	Semiconductor device	365/233
14	US 6751745 B1	20040615	28	Digital synchronization circuit provided with circuit for generating polyphase clock signal	713/501

	Current XRef	Inventor
1		Okamura, Junichi
2		Harrison, Ronnie M.
3		Yuuki, Fumio et al.
4		Okamura, Junichi
5	365/230.0 3	Morita, Sadayuki et al.
6		Sato, Yuichi
7	375/376	Nakamura, Satoshi
8		Ooishi, Tsukasa
9	365/194	Morita, Sadayuki et al.
10	386/13; 386/85	Urushiyama, Kenji
11	375/376; 713/500	Nakamura; Satoshi
12	327/284	Harrison; Ronnie M.
13	365/194	Morita; Sadayuki et al.
14	713/401; 713/503	Yoshimura; Tsutomo et al.

	Document ID	Issue Date	Page s	Title	Current OR
15	US 6549484 B2	20030415	40	Semiconductor device	365/233
16	US 6522184 B2	20030218	20	Flip-flop circuit	327/203
17	US 6509762 B1	20030121	8	Method and apparatus for measuring the phase of captured read data	327/12
18	US 6496043 B1	20021217	10	Method and apparatus for measuring the phase of captured read data	327/12
19	US 6456109 B2	20020924	22	Jitter detecting circuit for detecting cycle-to-cycle jitter	326/38
20	US 6424585 B1	20020723	168	Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage	365/226
21	US 6369629 B1	20020409	19	Flip-flop circuit	327/203
22	US 6335901 B1	20020101	41	Semiconductor device	365/233
23	US 6285228 B1	20010904	10	Integrated circuit for generating a phase-shifted output clock signal from a clock signal	327/246
24	US 6222792 B1	20010424	26	Phase control circuit, semiconductor device and semiconductor memory	365/233
25	US 6205086 B1	20010320	27	Phase control circuit, semiconductor device and semiconductor memory	365/233
26	US 6121845 A	20000919	10	Phase-locked loop system and method for modifying an output transition time	331/25
27	US 6078623 A	20000620	21	Data transmission apparatus and method	375/259

	<b>Current XRef</b>	<b>Inventor</b>
<b>15</b>	365/194	Morita; Sadayuki et al.
<b>16</b>	326/98; 327/212; 327/214	Sato; Yuichi
<b>17</b>	327/199	Moss; Robert W. et al.
<b>18</b>	327/163	Moss; Robert W. et al.
<b>19</b>	326/46; 326/93; 326/99	Urushiyama; Kenji
<b>20</b>	365/189.0 9	Ooishi; Tsukasa
<b>21</b>	326/98; 327/212; 327/214	Sato; Yuichi
<b>22</b>	365/194	Morita; Sadayuki et al.
<b>23</b>	327/231	Heyne; Patrick et al.
<b>24</b>	365/194	Hanzawa; Satoru et al.
<b>25</b>	327/153; 365/194	Hanzawa; Satoru et al.
<b>26</b>	327/156; 327/158; 327/159; 331/1A; 331/11	Eribes; Ruben
<b>27</b>	375/214; 375/288; 713/400; 713/503	Isobe; Tadaaki et al.

	Document ID	Issue Date	Page s	Title	Current OR
28	US 6072742 A	20000606	166	Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage	365/226
29	US 6028641 A	20000222	11	Device and method for generating a stable system clock in HDTV	348/537
30	US 5920173 A	19990706	14	Feedback enhanced adaptively tuned vibration absorber	318/649
31	US 5881014 A	19990309	164	Semiconductor memory device with a voltage down converter stably generating an internal down-converter voltage	365/226
32	US 5842001 A	19981124	40	Clock signal adjusting method and apparatus	713/400
33	US 5703480 A	19971230	6	Method and arrangement for determining the phase difference between clock signals in a communication equipment	324/76.82
34	US 5689460 A	19971118	168	Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage	365/189.07
35	US 5656954 A	19970812	73	Current type inverter circuit, current type logic circuit, current type latch circuit, semiconductor integrated circuit, current type ring oscillator, voltage-controlled oscillator and PLL circuit	326/115
36	US 5640131 A	19970617	48	Pulse width modulation signal generator and triangular wave signal generator for the same	332/109
37	US 5629696 A	19970513	46	Parallel to serial data converter	341/101

	<b>Current XRef</b>	<b>Inventor</b>
<b>28</b>	365/189.0 7; 365/189.0 9; 365/227	Ooishi; Tsukasa
<b>29</b>	348/536	Kim; Jin-Gyeong
<b>30</b>	180/381; 318/460; 318/606; 318/607; 318/608; 318/611	Mercadal; Mathieu et al.
<b>31</b>	327/536; 365/189.0 9; 365/227	Ooishi; Tsukasa
<b>32</b>	713/401	Kubota; Katsuhisa
<b>33</b>	324/76.54; 327/161; 327/253	Zwack; Eduard
<b>34</b>	327/530; 327/535; 327/538; 365/226; 365/227	Ooishi; Tsukasa
<b>35</b>		Kondoh; Harufusa et al.
<b>36</b>	327/176; 347/252; 358/448; 375/238	Kawasaki; Somei et al.
<b>37</b>		Kawasaki; Somei et al.

	Document ID	Issue Date	Page s	Title	Current OR
38	US 5528198 A	19960618	23	Clock signal extraction apparatus using VCO having plurality of selectable phase shifted outputs	331/1A
39	US 5515047 A	19960507	41	Converter, offset adjustor, and portable communication terminal unit	341/153
40	US 5502419 A	19960326	51	Pulse width modulation signal generation and triangular wave signal generator for the same	332/109
41	US 5459766 A	19951017	24	Digital phase-locked loop	375/376
42	US 5313266 A	19940517	41	Demodulators for optical fiber interferometers with [3.times.3] outputs	356/477
43	US 5179578 A	19930112	21	Coherent demodulator for .pi./4 shifted QPSK signal	375/332
44	US 4881248 A	19891114	10	Counter circuit provided with means for reading out counted data by read-command signal applied asynchronously with clock signals to be counted	377/17
45	US 4328513 A	19820504	26	Synchronizing signal generator device for television	348/505
46	US 4249120 A	19810203	11	Variable speed induction motor control system	318/729

	<b>Current XRef</b>	<b>Inventor</b>
<b>38</b>	331/11; 331/14; 331/17; 331/25	Baba; Mitsuo et al.
<b>39</b>		Yamakido; Kazuo et al.
<b>40</b>	327/131; 327/132; 327/137; 327/140; 327/175; 327/261; 327/74; 331/111; 331/143; 358/443; 358/448	Kawasaki; Somei et al.
<b>41</b>	375/373	Huizer; Cornelis M. et al.
<b>42</b>	250/227.1 9; 250/227.2 7	Keolian; Robert M. et al.
<b>43</b>	329/304; 329/306; 375/281; 375/327; 375/329	Ishizu; Fumio
<b>44</b>	341/116; 377/28; 377/45; 377/56	Korechika; Masako
<b>45</b>	348/521; 348/523	Furihata; Makoto et al.
<b>46</b>	318/805; 318/808	Earle; Kent L.



	Document ID	Issue Date	Page s	Title	Current OR
47	US 4189971 A	19800226	11	Electronic musical instrument system having independent tone cabinet	84/692
48	US 3891959 A	19750624	18	Coding system for differential phase modulation	714/786
49	JP 63094469 A	19880425	5	CLOCK SIGNAL CHANGING-OVER CIRCUIT	
50	WO 200060801 A	20001012	25	Parallel clock signals changing method in digital data transmission, involves changing clock signal using changeover switch based on missing of locking of clock signal reception	

	Current XRef	Inventor
47	84/701; 84/DIG.1; 84/DIG.4; 984/308; 984/311; 984/DIG.1	Mantani; Rokurota
48	375/283; 375/308; 375/330; 714/787; 714/788	Tsuji; Yoshikazu et al.
49	327/237	YASUDA, KENICHI
50		LAHTI, H et al.